
Be the first to like this
Published on
This Paper is a review study of FPGA implementation of Finite Impulse response (FIR) with low cost and high performance. The key observation of this paper is an elaborate analysis about hardware …
This Paper is a review study of FPGA implementation of Finite Impulse response (FIR) with low cost and high performance. The key observation of this paper is an elaborate analysis about hardware implementations of FIR filters using different algorithm i.e., Distributed Arithmetic (DA), DAOffset Binary Coding (DAOBC), Common Subexpression Elimination (CSE) and sumofpoweroftwo (SOPOT) with less resources and without affecting the performance of the original FIR Filter.
Be the first to like this
Be the first to comment