Uploaded on

Fujitsu's Session at Oracle OpenWorld 2012 …

Fujitsu's Session at Oracle OpenWorld 2012
----------------------------------------------------------------------
The Future of SPARC64

Fujitsu presented the world’s fastest supercomputer at Oracle OpenWorld 2011. At this year’s Oracle OpenWorld, Fujitsu is providing a glimpse of SPARC64 technology advancements such as
• Software on a chip (SWoC)
• Liquid cooling
• Building-block design

In this session, learn how the SPARC processor—combined with Oracle Solaris, Oracle VM Server for SPARC, and Oracle Database—is a good fit for cloud computing, big data processing, mission-critical computing, and your most demanding Oracle application requirements.

More in: Technology
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Be the first to comment
    Be the first to like this
No Downloads

Views

Total Views
1,287
On Slideshare
0
From Embeds
0
Number of Embeds
1

Actions

Shares
Downloads
34
Comments
0
Likes
0

Embeds 0

No embeds

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
    No notes for slide

Transcript

  • 1. The Future of SPARC64TMKevin OltendorfVP, R&DFujitsu Management Services of America 0
  • 2. Raffle at the Conclusion Your benefits of Grandstand Suite Seats Free Beer, Wine and Fried snacks Early access with Fujitsu private shuttle 1 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 3. Today’s SPARC Enterprise Server Family Server line-up fully adapted to changing business environments Supported OS : Oracle Solaris 10 and Oracle Solaris 11 M-Series  SPARC64 VII/VII+  High performance  High scalability  High reliability applicable to mission M3000 M4000 M5000 M8000 M9000 critical server 1 CPU(2/4 core) 4 CPU(16 core) 8 CPU(32 core) 16 CPU(64 core) 64CPU(256 core) Server Consolidation Platform for 2.86 GHz 2.66 GHz 2.66 GHz 3.0 GHz 3.0 GHz Broad Range of Applications T-Series SPARC T4-1, T4-2, T4-4 High throughput Energy and space saving High Performance up to 4 sockets/32 core T4-1 T4-2 T4-4 1CPU(8core) 2CPU(16core) 4CPU(32core) The Most Cost efficient Platform for 2.85GHz 2.85GHz 3.0GHz Web and Application Servers 2 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 4. Video: SPARC64™ X Introduction Evolution from SPARC64 VIIIfx (K computer) • 8 core/socket SPARC64 VIIIfx -> 16 core/socket SPARC64 X • 1 thread/core -> 2 threads/core • <2GHz clock speed -> 3GHz • -> 24MB shared L2$ • -> ~3 Billion transistors • -> 28nm CMOS technology • -> 288 GIPS / 102 GB/s (peak) memory throughput • -> SWoC (Software on Chip) Hybrid air/water cooling Scalable building block design High Speed Interconnect 3 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 5. Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 6. Fujitsu Processor Development Tr=2.95B Virtual Machine Architecture CMOS Cu 28nm Software On Chip Tr=1B CMOS Cu HPC-ACE 40nm SPARC64 System On Chip SPARC64™ Tr=760M CMOS Cu SPARC64 IXfx X Hardware Barrier Processor 45nm Tr=600M SPARC64 VIIIfx CMOS CuHigh Performance 65nm Tr=540M CMOS Cu SPARC64 Technology Multi-core Multi-thread Tr=400M 90nm VII CMOS Cu L2$ on Die Tr=190M0 90nm SPARC64 VI Non-Blocking $ CMOS Cu 130nm SPARC64 V+ GS21 O-O-O Execution SPARC64 Super-Scalar V GS21 Tr=46M 900 Single-chip CPU Tr=30M CMOS Cu CMOS Al 180nm GS21 Tr=500M 250nm / 220nm 600 CMOS Cu 90nm Store Ahead Tr=10M GS8800B GS8900 Tr=190M Branch History CMOS Al GS8800 SPARC64 CMOS Cu 350nm 130nm PrefetchHigh Reliability GP Tr=30M Mainframe Technology SPARC64 $ ECC GS8600 GP CMOS Cu 180nm / 150nm Register/ALU Parity SPARC64 II Instruction Retry SPARC64 :Technology generation $ Dynamic Degradation RC/RT/History ~1999 2000~2003 2004~2007 2008~2011 2012~ 5 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 7. SPARC64™ X Design Concept Combine UNIX and HPC Fujitsu processor features to realize an extremely high throughput UNIX processor. • SPARC64TM VII/VII+ (UNIX processor) features • High CPU frequency (up-to 3GHz) • Multicore/Multithread • Scalability: up to 64 sockets • SPARC64TM VIIIfx (HPC processor) features • HPC-ACE: Innovative ISA extensions to SPARC-V9 • High Memory B/W: peak 64GB/s, Embedded Memory Controller Added new features vital to current and future UNIX servers • Virtual Machine Architecture • Software On Chip • Embedded IOC (PCI-GEN3 controller) • Direct CPU-CPU interconnect 6 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 8. SPARC64™ X Chip Overview DDR3 Interface  Architecture Features Core Core MAC Core Core • 16 cores x 2 threads • SWoC (Software on Chip) Core Core Core Core • Shared 24 MB L2$ • Embedded Memory and IO Controller  28nm CMOS L2 Cache L2 Cache L2 Cache • 23.5mm x 25.0mm Data Control Data • 2,950M transistors • 1,500 signal pins • 3GHz Core Core Core Core  Performance (peak) Core Core Core Core • 288GIPS/382GFlops MAC • 102GB/s memory throughput DDR3 Interface 7 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 9. SPARC64TM X interconnectsSPARC64TM VII/VII+ interconnects  SPARC64TM VII/VII+ interconnectsSPARC Enterprise M8000 CPU SC MAC DDR2 DIMMs  4 CPUs require 8 additional LSIs to be CPU SC MAC DDR2 connected with DIMM DIMMs CPU SC MAC DDR2 DIMMs  DIMM i/f: 4.35GB/s (STREAMtriad) CPU SC MAC DDR2 DIMMs  SPARC64TM X interconnects  No additional LSIs to be connected withSPARC64TM X interconnects DIMM 102GB/s DDR3 CPU DIMMs  DIMM i/f: 65.6GB/s (STREAMtriad) DDR3 CPU DIMMs • CPU i/f: 14.5GB/s x 5ports (peak) 3 DDR3 CPU DIMMs ports: glueless 4way CPU interconnect DDR3 14.5GB/s CPU DIMMs • 2 ports: > 4way CPU 8 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 10. Reliability, Availability, Serviceability Units Error detection and correction scheme SPARC64TM X RAS diagram Cache (Tag) ECC / Duplicate & Parity Cache (Data) ECC / Parity Register ECC (INT/FP) / Parity(Others) ALU Parity/Residue Cache dynamic degradation Yes HW Instruction Retry Yes History Yes New RAS features from SPARC64™ VII/VII+ 1bit error Correctable 1bit error Detectable  Floating-point registers are ECC protected 1bit error harmless  #checkers increased to ~53,000 to identify a failure point more precisely → Guarantees Data Integrity 9 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 11. SPECint®_rate2006 25,000 20,000 x2 SPARC64 X Prototype provided 15,000 22,445 twice the performance of IBM 10,000 (estimated) Power 7 server, based on 11,300 5,000 measured estimates. 0 IBM POWER 7 SPARC64 X (64 sockets) The IBM POWER7 result reflects a result published as of November, 2010. The SPARC64 X prototype result is a measured estimate run on pre-production hardware. SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. For the latest SPEC benchmark results, visit http://www.spec.org 10 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 12. Software on Chip performance - Highlight NUMBER x430 Crypto x163 Copy x12 Compare x15 HASH (*) x7(*) : HASH is one of the functions being used frequently in DBMS transactions. 11 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 13. NUMBER Performance SUM(8B+8B) w/Vector w/o Vector Chip Throughput  Format conversion required 45,044 between decimal on Database and binary on Processors 1000 x430  Exclusive arithmetic unit inside of 500 SPARC64 X offloads the 793 x7.7 conversion to hardware. 103 Mop/s 0 SPARC64 VII+ SPARC64 X (3GHz) (3GHz) 12 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 14. Crypto Performance Chip Throughput Encrypt Decrypt ・ Crypto-compliance 50,000 50,000 mandatory for current & 40,000 40,000 future ICT transactions 30,000 X162.6 30,000 X158.9 ・ SPARC64 X’s micro- 46,495 46,880 20,000 20,000 architecture boosts 10,000 10,000 encryption & decryption processes 286 295MB/s 0 MB/s 0 SPARC64 VII+ SPARC64 X SPARC64 VII+ SPARC64 X (3GHz) (3GHz) (3GHz) (3GHz) 13 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 15. STREAM Benchmark Triad 4,000 3,500 3,000 SPARC64 X prototype provides 2,500 x5 performance of IBM Power 595, 2,000 X4.9 3527 based on measured estimates 1,500 1,000 806 500 0 IBM POWER 595 SPARC64 X (64 sockets) SPARC64 X result is measured by pre-production system. Source of IBM POWER 595 data is in http://www.streambench.org/ 14
  • 16. SPARC64TM X CPU Summary SPARC64TM X is Fujitsu’s10th SPARC processor, designed to be used for Fujitsu’s next generation UNIX server SPARC64TM X integrates 16cores + 24MB L2 cache with over 100GB/s(peak) memory bandwidth SPARC64TM X increases strong RAS features SPARC64TM X chip is up and running in the lab SPARC64TM X has shown 7 times throughput of SPARC64TM VII+ w/o compiler tuning SWoC is effective to accelerate specific software functions Fujitsu will continue to develop SPARC64TM series 15 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 17. Cooling 16 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 18. Smart Cooling ChassisReduced Size:(No metal heat sinks) LLC Liquid Loop Cooling systemSpace savings &performance: LessCPUs & DIMMs much ventilationcloser, without space & lower Straight Cooling Frameengineering compromises • Backplane-less fan powerReduced Size:(50% smaller thanprior PSUs withsame rated amperage) High -Efficiency/Density PSU New Technologies 17 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 19. Hybrid Cooling with LLC (Liquid Loop Cooling) Liquid Cooling Radiator• Air Cooling + Liquid Cooling Coolant circulates heat from CPUs to a radiator to be air-cooled. Pump• Self-contained liquid cooling for System-on-Chip CPU• Anti-freeze-like liquid flows through plates, tubes, tanks & radiator. Air Cooling• Employs new gasket technology• 2 LLCs per Building Block, each cooling 2 CPUs• 12x2 (redundant) inline micro-pumps per Building Block• Pump rotation and liquid temperature constantly monitored• Heatsink-less design allows components to be densely placed • Lower latency • Saves 3U of space in each 4-socket Building Block • Weight savings of 55kg per Building Block• Self-contained cooling for the life of the system • No maintenance required • No external pipes/hoses 18 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 20. SPARC64TM X Prototype Systems4U Prototype Prototype1U Prototype 19
  • 21. SPARC64TM X Prototype Power On(Years in development/thousands of staff overcoming challenges) 20 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 22. Scalable Building Blocks  Linear Hardware Scalability  Investment Protection: start small, grow very big  Maximum 16 Building Blocks tested Linear Performance/Scalability with unique Fujitsu 14.5GB/s Optical Interconnects (no software stack/no device drivers to interrupt OS): Embedded System on Chip IOCs: connect up to 4BBs. For >4BBs, IOBox is used. 21 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 23. Solaris Operating Environment SPARC64TM X Prototypes in testing w/Solaris 10/11 internal builds  sun4v architecture with Oracle VM support (same as T-series)  Solaris 10 & 11 Control and Guest Domains High performance and manageability  Uniform server management and same OS across all platforms  Scalable up to max. 1024 cores / 2048 threads Investment protection through binary compatibility  Long history of Solaris binary compatibility over ten years assures customer investment protection Variety and choice in ISV solutions  Many more ISV products available on Solaris TCO reduction through virtualization at no extra cost  Virtualization functions such as Oracle VM and software partitioning (Solaris Containers) can be used at no extra cost 22 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 24. Oracle VM for SPARC• Flexible virtualization at the firmware layer• Virtual hardware domain has CPU thread-level granularity• Multiple OS versions co-exist• Redundant Virtual I/O Service• Common management interface across SPARC (Same OVM for T-series)• Finer granularity ensures the most efficient resource utilization• No CPU or Memory virtualization overhead• Choice: Hardware or Virtual partitioning + Solaris Containers! Application A Application B Application C Application D S11 Control Solaris 11 Solaris 10 Solaris 10 Solaris 8/9 Container Container Container Container Domain Oracle Solaris 11 Oracle Solaris 10 Guest Domain Guest Domain Hypervisor (firmware) 23 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 25. 24 24 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.
  • 26. 25
  • 27. Raffle Your benefits of Grandstand Suite Seats Free Beer, Wine and Fried snacks Early access with Fujitsu private shuttle 26 Copyright 2012 Fujitsu Management Services of America, Inc. All rights reserved.