Your SlideShare is downloading. ×
TOWARDS SYSTEM-ON-A-CHIP DESIGN OF HIGH-SPEED DATA ...
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×

Saving this for later?

Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime - even offline.

Text the download link to your phone

Standard text messaging rates apply

TOWARDS SYSTEM-ON-A-CHIP DESIGN OF HIGH-SPEED DATA ...

649
views

Published on


0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total Views
649
On Slideshare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
11
Comments
0
Likes
1
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. TOWARDS SYSTEM-ON-A-CHIP DESIGN OF HIGH-SPEED DATA ACQUISITION SYSTEMS TU-Delft, 2003 Angel Popov Angel Popov Technical University of Sofia e-mail: anp@tu-sofia.acad.bg http://www.tu-sofia.acad.bg/saer/staff/anjo/anjopopov.htm “ The principal applications of any sufficiently new and innovative technology always have been and will continue to be applications created by that new technology” … In other words, if we are going to make something truly new, we won’t know what to do with it until after we’ve brought it into being… “ T he Futility of Predicting Applications” Herbert Kroemer, 2000 Nobel laureate
  • 2. TOWARDS SYSTEM-ON-A-CHIP DESIGN OF HIGH-SPEED DATA ACQUISITION SYSTEMS TU-Delft, 2003 Angel Popov 1 INTRODUCTION 2 DESIGN CONSIDERATIONS 3 ANALOG-TO-DIGITAL CONVERTER 4 MEMORY 5 TEST 6 CONCLUSIONS REFERENCES
  • 3. INTRODUCTION TU-Delft, 2003 Angel Popov “ We define a System-on-a-Chip as an IC, designed by stitching together multiple stand-alone VLSI designs to provide full functionality for an application”[Rajsuman]. Fig.1. High-speed data acquisition system
    • SoC - concept that integrates pre-designed, reusable components, the so called Intellectual Property (IP) cores.
    • The pure digital SoC seems facile - a “Mouse Aided Design”. But analog, RF and mixed signal cores still are:
    • not easy portable
    • could cause a wide range of problems in terms of compatibility, power consumption, noise emissions and immunity, area etc.
  • 4. DESIGN CONSIDERATIONS TU-Delft, 2003 Angel Popov Fig.2. Top-down methodology
  • 5. DESIGN CONSIDERATIONS TU-Delft, 2003 Angel Popov Fig.3. Parameters and design trade-off.
  • 6. ANALOG-TO-DIGITAL CONVERTER TU-Delft, 2003 Angel Popov Fig.4. Block diagram of an asynchronous parallel ADC.
  • 7. ANALOG-TO-DIGITAL CONVERTER POWER CONSUMPTION TU-Delft, 2003 Angel Popov
    • A single comparator Po
    • Synchronous flash ADC:
    • (1) P = 2 n Po
    • (2) P T = 2 n+1 Po - Nyquist, Shannon
    • (3) P T = c 2 n Po , in practice c = 5 ÷ 10
    • А synchronous ADC:
    • ( 4 ) P T = 2 n+1 Po
  • 8. MEMORY TU-Delft, 2003 Angel Popov Fig.5. (a) Register FIFO memory. (b) CCD cell
  • 9. MEMORY POWER DISSIPATION TU-Delft, 2003 Angel Popov Fig. 6. Power dissipation of a CCD-FIFO memory
  • 10. MEMORY DATA TRANSFER I TU-Delft, 2003 Angel Popov Fig. 7a
  • 11. MEMORY DATA TRANSFER II TU-Delft, 2003 Angel Popov Fig. 7b
  • 12. TEST TU-Delft, 2003 Angel Popov Fig. 8. On – line testing of the SoC blocks - ADC and memory.
  • 13. CONCLUSIONS TU-Delft, 2003 Angel Popov
    • The asynchronous parallel ADC has advantages in terms of power saving and noise immunity in comparison to the synchronous parallel (flash) ADC.
    • An analytical expression of power dissipation with respect to memory capacity and working frequency is obtained. By this means it is possible to keep power constraint at maximal rate and memory size.
    • RAM–based FIFO memory is very convenient for data transfer to the computer. It allows efficient use of the memory space when the sampling frequency of ADC is commensurable to the transfer rate (as is often the case);
    • A circuit for on–line testing of the ADC and memory requires a very small area overhead and only three additional pins.
  • 14. TOWARDS SYSTEM-ON-A-CHIP DESIGN OF HIGH-SPEED DATA ACQUISITION SYSTEMS TU-Delft, 2003 Angel Popov Appendix A: Dynamic Hysteresis 1 Synthesis 2 Manova D. and A. Popov, CMOS Comparators for Asynchronous Parallel Analog - to - Digital Converters, Proc. of the Tenth International Conference Electronics 2001, September 26-28, 2001, Sozopol, Bulgaria, book 2, pp.121-125. 3 G. Panov, D. Manova and A. Popov, Comparator with dynamic hysteresis, Electronics Letters, 2 nd September 1999, Vol. 35, No. 18, pp. 1497-1498. Appendix B: 1 Hristov Hr., D. Manova, A. Popov, A Cell-Based Approach to Parallel A/D Converter Design, Proceedings of the International Scientific Conference on Energy and Information Systems and Technologies - EIST - 2001, Bitola, Macedonia, June 7-8, 2001, vol. III, pp. 638-642.