Your SlideShare is downloading. ×
Sissa Trieste, AMD and SUN
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×

Saving this for later?

Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime - even offline.

Text the download link to your phone

Standard text messaging rates apply

Sissa Trieste, AMD and SUN

390
views

Published on


0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
390
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
3
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide
  • AMD is a global supplier of microprocessor and Flash memory-based solutions for enterprise computing, personal computing, consumer electronics and networking. So different is our strategic approach and our operational strategies that we often refer to the company today as the “New AMD,” with the goal of delivering “consistent and sustainable” results. During this presentation, we will give you more proof points and background on the New AMD, including why and how we’ve evolved from follower to a leader in the semiconductor industry and how we’ve re-focused our company around delivering what customers need most.
  • Whether someone considers themselves a trailblazer or a late-adopter, everyone can appreciate the logic of purchasing a solution that will leverage your past investments as much as possible and open the door to new advanced technologies as soon as possible. Only one 64-bit processor solution continues to support the user’s investment in 32-bit applications and OS software, the AMD Opteron processor. Based on open standards that allow the blending of 32-bit and 64-bit hardware in the same network community, the Opteron solution eases the transition for IT professionals and ISVs who can port software to 64-bit as it makes sense, not as dictated by the CPU vendor. And AMD64 architecture will be supported by an upcoming release of Windows.
  • 4
  • 4
  • Transcript

    • 1. SISSA Trieste AMD and SUN Roberto Dognini Business Development Enterprise Manager Trieste, 22 Novembre 2004
    • 2. AMD Overview A leading global supplier of innovative semiconductor solutions for the personal and enterprise computing, communications and consumer electronic markets Founded: 1969 Headquarters: Sunnyvale, California Employees: 15,000 worldwide Sales Mix: 80% international 2003 Revenue: $3.5 billion 2004 Q2 Revenue: $1.262 billion
      • Flash Memory: $673 million
      • Microprocessors: $554 million
      • Other: $34 million
    • 3. AMD’s Extensive Processor History
      • Second source microprocessors
      8080A 1975 1991 1982 1995 1993 1997 2003 1999 1979 8086 286 Am386 Am486 K5™ 2001
    • 4. AMD An Innovation Powerhouse AMD 1,090 1,055 825 * Technology Patents in 2002 Source: IFI Claims, 2003 Year 2001 2000 1999
      • Rank Company U.S. Patents *
        • IBM 3,333
        • CANON 1,895
        • 3 NEC 1,833
      • 3 MICRON 1,833
      • 5 HITACHI 1,616
        • MATSUSHITA 1,566
        • SONY 1,456
        • GE 1,417
        • MITSUBISHI 1,408
        • SAMSUNG 1,329
        • FUJITSU 1,263
        • TOSHIBA 1,171
        • AMD 1,154
        • INTEL 1,080
        • HP 1,065
        • PHILIPS 848
        • MOTOROLA 736
        • TI 724
        • XEROX 701
        • FUJI 695
      Intel 811 797 735
    • 5. More Than A Product Announcement An industry defining moment. Joining 20 years of enterprise expertise with industry standard economics, targeting the delivery of high performance systems at accessible prices.
    • 6. Building the AMD64 Ecosystem AMD and SUN
      • Key independent software vendors are already embracing the Sun and AMD Opteron processor-based offering as the standard in network computing: BEA Systems, Cadence Design Systems, Inc., Computer Associates, Documentum, MatrixOne Inc., Oracle, Synopsys, Inc., and SAP AG.
      http://www.amd.com/us-en/assets/content_type/DownloadableAssets/AMD64_ecosystem_final.pdf
    • 7. Key Architecture Innovations
      • AMD’s Eighth Generation processor integrates key system elements:
      Integrated DDR memory controller
        • Next generation core
      HyperTransport™ technology L2 Cache L1 Instruct. Cache L1 Data Cache X86 32-64 Processor Core HyperTransport™ technology DDR Memory Controller “ Hammer” Architecture
    • 8. Building a Bridge from the 32- to the 64-bit World
      • Adds 64-bit capabilities to the world’s highest performing 32-bit core for 2P and 4P servers
      • Provides investment protection for users who have invested in 32-bit application software
      • Current 32-bit applications will work on today’s 32-bit operating systems as well as tomorrow’s 64-bit operating systems
        • Windows XP, Windows 2000
        • Windows (with AMD64 compatibility)
        • Windows Server 2003
        • Linux for x86, Linux for AMD64
      • Enables a gradual application transition to 64-bits as required by end-user individual needs
      • Doesn’t require special hardware or investment in a proprietary infrastructure
      32-bit Operating System 64-bit Operating System 32-bit Applications 32-bit Applications 64-bit Applications
    • 9. Intel Xeon Processor-based Server AMD Opteron™ Processor-based Server Intel Xeon Processor Memory Ctlr Hub (MCH) 1 I/O Hub 3 PCI PCI-X IDE, USB, LPC, Etc. I/O & Memory Share FSB Memory Access Delayed By Passing Through MCH Bandwidth Bottlenecks: Link Bandwidth < I/O Bridge Bandwidth More Chips Needed for Basic Server Intel Xeon Processor DDR 144-bit *AMD-8131™ HyperTransport PCI-X Tunnel **AMD-8111™ HyperTransport I/O Hub AMD Opteron™ Processor PCI-X Bridge* I/O Hub** PCI PCI-X IDE, USB, LPC, Etc. DDR 144-bit HyperTransport™ Technology Buses for Glueless I/O or CPU Expansion Separate Memory and I/O Paths Eliminates Most Bus Contention HyperTransport Link Has Ample Bandwidth For I/O Devices Fewer Chips Needed For Basic Server (Reduces Cost) AMD Opteron Processor DDR 144-bit Key Memory Traffic I/O Traffic IPC Traffic Architecture Memory Access Technology Primary Bus Technology Memory Capacity Scales w/ Number of Processors Second Processor Competes for FSB Bus Bandwidth AMD, the AMD Arrow logo, AMD Opteron and combinations thereof, and AMD-8111 and AMD-8131 are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. Other product and company names used herein may be trademarks of their respective companies . 1 Intel E7500 Chipset Memory Controller Hub (MCH) 2 Intel 82870P2 64-bit PCI/PCI-X Controller Hub 2 (P64H2) 3 Intel 82801CA I/O Controller Hub 3-S (ICH3-S) PCI-X Bridge 2
      • Proprietary Hub I/O Buses
      • PCI-X bridge’s 2 hub interface has only half the peak bandwidth of the two PCI-X bridges
      • I/O Hub 3 interface bus can be overloaded by the aggregate demands of its many I/O devices
      • HyperTransport™ Technology
      • At up to 6.4 GB/s bandwidth per link, HyperTransport provides sufficient bandwidth for supporting new and existing interconnects including Fibre Channel, Gigabit Ethernet, PCI-X, PCI-X 2.0, Serial-ATA, Serial Attached SCSI and 10G Ethernet
      • “ Northbridge”-style Memory Controller via Front Side Bus
      • Passage through memory controller hub delays memory reads
      • Processors compete for FSB bandwidth
      • Memory and I/O must share FSB bandwidth, further reducing the efficiency of the FSB
      • Integrated DDR Memory Controller
      • Dramatically reduces latency for fast memory reads
      • Provides a dedicated path from memory to processor
      • Memory bandwidth scales as processors are added
      • Helps eliminate need for larger caches
      • IA32 Architecture
      • High-performance 32-bit computing only
      • Businesses needing 64-bit benefits must switch to a new architecture
      • AMD64 Architecture
      • Enables simultaneous high-performance 32- and 64-bit computing
      • Allows businesses to migrate to 64-bit computing as they require
      Intel Xeon Processor-based Server AMD Opteron™ Processor-based Server
    • 10.
      • AMD Opteron Processor-based Server
      • AMD64 Architecture: provides simultaneous high-performance 32-bit and 64-bit computing. Scales to 8P without glue logic.
      • Integrated Memory Controller: provides low-latency memory access and bandwidth that scales as processors are added.
      • HyperTransport Technology: at up to 6.4GB/s bandwidth per link, designed to provide a high-speed connection between processors and core logic with sufficient bandwidth for supporting new and existing interconnects.
      AMD Opteron™ Processor-based Server Intel Xeon MP Processor-based Server HyperTransport™ Technology Buses for Glueless I/O or CPU Expansion HyperTransport™ Technology Buses Enable Glueless Expansion for up to 8-way Servers Separate Memory and I/O Paths Eliminates Most Bus Contention HyperTransport Link Has Ample Bandwidth For I/O Devices Memory Capacity Scales w/ Number of Processors AMD Opteron ™ Processor AMD Opteron Processor DDR 144-bit AMD Opteron Processor AMD Opteron Processor DDR 144-bit DDR 144-bit DDR 144-bit PCI-X Bridge I/O Hub** IDE, USB, LPC, Etc. FSB Bus Bandwidth Shared Across All Four Processors I/O & Memory Share FSB Bandwidth Bottlenecks: Link Bandwidth < I/O Bridge Bandwidth 9-Chip Chipset Needed for 4-way Server Intel Xeon Processor Intel Xeon Processor Intel Xeon Processor Intel Xeon Processor PCI-X PCI-X Bridge 2 Maximum of Four Processors per Memory Controller Hub Maximum of Three PCI-X Bridges per Memory Controller Hub Limited Memory Bandwidth Shared by All Memory AMD, the AMD Arrow logo, AMD Opteron and combinations thereof, and AMD-8111 and AMD-8131 are trademarks of Advanced Micro Devices, Inc. HyperTransport is a licensed trademark of the HyperTransport Technology Consortium. Other product and company names used herein may be trademarks of their respective companies . *AMD-8131™ HyperTransport PCI-X Tunnel **AMD-8111™ HyperTransport I/O Hub 1 ServerWorks CMIC HE Memory Controller Hub (MCH) 2 ServerWorks CIOB-X 64-bit PCI/PCI-X Controller Hub 3 ServerWorks CSB5 I/O Controller Hub 4 ServerWorks REMC Memory Address Buffer
      • Intel Xeon MP Processor-based Server
      • IA32 Architecture: provides high-performance 32-bit computing only—does not offer 64-bit benefits.
      • “ Northbridge”-based Memory Controller: All four processors compete for fixed memory and front-side bus bandwidths—8P solutions require even more chips.
      • Proprietary Hub I/O Buses: bridge and hub devices can be overwhelmed by the I/O demands of attached peripherals.
      Fewer Chips Needed for 4-way Server (Reduces Cost) Key Memory Traffic I/O Traffic IPC Traffic PCI-X Bridge * PCI-X Other Bridge Other I/O I/O Hub 3 PCI IDE, FDC, USB, Etc. Memory Ctlr Hub (MCH) 1 PCI-X PCI-X Bridge PCI-X PCI-X Bridge DDR 144-bit Memory Address Buffer 4 Memory Address Buffer DDR 144-bit DDR 144-bit Memory Address Buffer Memory Address Buffer DDR 144-bit
    • 11. Scalable Memory Bandwidth and IO Opteron’s on die IO controller
        • 4 Separate IO Channels per CPU – Scalable SMP Bandwidth
        • Hyptertransport TM Interconnect – low SMP memory latency
        • Commodity/High Performance SMP Solution
          • presently dual core ready – SRQ controller has port for 2 nd core
          • fewer # of chips required for MP chipsets – lowering cost of SMP systems
      System Request Queue CPU 0 CPU 1 DDR Memory IO HT Link Crossbar CPU-CPU HT Link CPU-CPU HT Link 6.4 GB/s 6.4 GB/s 6.4 – 8.0 GB/s 6.4 – 8.0 GB/s 25.6 – 28.8 GB/s 1.6 – 2.0 GT/s coherent 1.6 GT/s non-coherent Dual channels to DDR Memory AMD Opteron™ Processor Server Intel Xeon MP Processor Server Key Memory Traffic I/O Traffic IPC Traffic HyperTransport™ Technology Buses for Glueless I/O or CPU Expansion HyperTransport™ Technology Buses Enable Glueless Expansion for up to 8-way Servers Separate Memory and I/O Paths Eliminates Most Bus Contention HyperTransport Link Has Ample Bandwidth For I/O Devices Memory Capacity Scales w/ Number of Processors PCI-X Bridge * PCI-X Other Bridge Other I/O AMD Opteron™ Processor AMD Opteron Processor DDR 144-bit AMD Opteron Processor AMD Opteron Processor PCI-X Bridge I/O Hub** IDE, USB, LPC, Etc. FSB Bus Bandwidth Shared Across All Four Processors I/O & Memory Share FSB Bandwidth Bottlenecks: Link Bandwidth < I/O Bridge Bandwidth Intel Xeon Processor Intel Xeon Processor Intel Xeon Processor Intel Xeon Processor I/O Hub 3 PCI IDE, FDC, USB, Etc. PCI-X PCI-X Bridge 2 Memory Ctlr Hub (MCH) PCI-X PCI-X Bridge PCI-X PCI-X Bridge Memory Address Buffer Maximum of Four Processors per Memory Controller Hub Maximum of Three PCI-X Bridges per Memory Controller Hub Limited Memory Bandwidth Shared by All Memory Memory Address Buffer Memory Address Buffer Memory Address Buffer DDR 144-bit DDR 144-bit DDR 144-bit DDR 144-bit DDR 144-bit DDR 144-bit DDR 144-bit 6.4 GB/s 6.4 GB/s 6.4 GB/s XeonEMT 115.2 GB/s 41.6 GB/s 12.8 GB/s Opteron 4P 2P 1P Architecture > 200 ns ~200 ns 80 ns XeonEMT 110 ns 75 ns 50 ns Opteron 4P 2P 1P Architecture
    • 12.
      • ACML – AMD’s superior equivalent of MKL
      • Compilers – PGI performance enhancements
      Speed up Opteron Architecture