SlideShare a Scribd company logo
1 of 20
PUF Based on ADCs
Anand Baskaran| Sai Janani Ramachandran
KTH Royal Institute ofTechnology, Sweden
Project Goal…….
On a mission to find Fingerprints of a Electronic Devices.
What is PUF?
Physically Uncloneable Functions
Electronic Fingerprint
Technical Limitations in Silicon
Fabrication
Why PUF?
Why PUF?
Why PUF?
Existing PUF
NXP– Commercial PUFs
Next generation smartcards
What are we trying to do?
 Give a random challenge to the
hardware
 Process the challenge with the
infrastructure and send back the
result
 Use the result to identify the
right infrastructure
What Infrastructure to choose?
ADC - DAC
Why this?
WeWorkWith…
C-Mote boards from CDAC
MSP430F2618
2 ADC & 2 DAC
WeWorkWith…
Code Composer Studio
Matlab
Block Diagram
[****]2000
2000 Random
Hex will be
generated
Universal
Asynchronous
Transmission
UART
•Receive
•Transfer to DAC
DAC
•Generate Analog signal
•Short the signal to ADC
ADC
•Get digital values
•Transfer to UART Tx Buffer
UART
•Transmit data to Matlab
Roadmap
PUF Understanding
Hardware
Implementation
Communication
(board to computer)
Automation in Matlab
Result Analysis
Results!
Input Output for Ramp signal
Output of two boards
Difference in the output of two boards
FutureWork
Scalability
Compatibility
Hardware cryptography
Special thanks to
Chester Robeiro
Venkatraman
Shankar Raman M J
Johnny Öberg
Thank you!

More Related Content

What's hot

Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Malinga Ephraim
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAsgacaffe
 
vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015E2MATRIX
 
ScilabTEC 2015 - Noesis Solutions
ScilabTEC 2015 - Noesis SolutionsScilabTEC 2015 - Noesis Solutions
ScilabTEC 2015 - Noesis SolutionsScilab
 
VLSI Fresher Resume
VLSI Fresher ResumeVLSI Fresher Resume
VLSI Fresher Resumevikas kumar
 
ScilabTEC 2015 - KIT
ScilabTEC 2015 - KITScilabTEC 2015 - KIT
ScilabTEC 2015 - KITScilab
 
Modeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice SimulationModeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice SimulationEMA Design Automation
 
Sci scada toolbox
Sci scada toolboxSci scada toolbox
Sci scada toolboxAwesomejk
 
ScilabTEC 2015 - Xilinx
ScilabTEC 2015 - XilinxScilabTEC 2015 - Xilinx
ScilabTEC 2015 - XilinxScilab
 
Never Trust Your Inputs or how to fool an ADC
Never Trust Your Inputs or how to fool an ADCNever Trust Your Inputs or how to fool an ADC
Never Trust Your Inputs or how to fool an ADCAlexander Bolshev
 
Jeda Hls Hlv Success Story V4
Jeda Hls Hlv Success Story V4Jeda Hls Hlv Success Story V4
Jeda Hls Hlv Success Story V4Chun Xia
 
Tools for Practical Attacks on Analog-to-Digital Conversion
Tools for Practical Attacks on Analog-to-Digital ConversionTools for Practical Attacks on Analog-to-Digital Conversion
Tools for Practical Attacks on Analog-to-Digital ConversionAlexander Bolshev
 

What's hot (16)

Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1
 
CFD and FPGAs
CFD and FPGAsCFD and FPGAs
CFD and FPGAs
 
vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015vlsi projects using verilog code 2014-2015
vlsi projects using verilog code 2014-2015
 
ScilabTEC 2015 - Noesis Solutions
ScilabTEC 2015 - Noesis SolutionsScilabTEC 2015 - Noesis Solutions
ScilabTEC 2015 - Noesis Solutions
 
VLSI Fresher Resume
VLSI Fresher ResumeVLSI Fresher Resume
VLSI Fresher Resume
 
ScilabTEC 2015 - KIT
ScilabTEC 2015 - KITScilabTEC 2015 - KIT
ScilabTEC 2015 - KIT
 
Shantanu's Resume
Shantanu's ResumeShantanu's Resume
Shantanu's Resume
 
Modeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice SimulationModeling an Embedded Device for PSpice Simulation
Modeling an Embedded Device for PSpice Simulation
 
Sci scada toolbox
Sci scada toolboxSci scada toolbox
Sci scada toolbox
 
ScilabTEC 2015 - Xilinx
ScilabTEC 2015 - XilinxScilabTEC 2015 - Xilinx
ScilabTEC 2015 - Xilinx
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
Never Trust Your Inputs or how to fool an ADC
Never Trust Your Inputs or how to fool an ADCNever Trust Your Inputs or how to fool an ADC
Never Trust Your Inputs or how to fool an ADC
 
Project P Open Workshop
Project P Open WorkshopProject P Open Workshop
Project P Open Workshop
 
NS-HPDCA
NS-HPDCANS-HPDCA
NS-HPDCA
 
Jeda Hls Hlv Success Story V4
Jeda Hls Hlv Success Story V4Jeda Hls Hlv Success Story V4
Jeda Hls Hlv Success Story V4
 
Tools for Practical Attacks on Analog-to-Digital Conversion
Tools for Practical Attacks on Analog-to-Digital ConversionTools for Practical Attacks on Analog-to-Digital Conversion
Tools for Practical Attacks on Analog-to-Digital Conversion
 

Viewers also liked

IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016
IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016
IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016Société Tripalio
 
Fingerpay
FingerpayFingerpay
FingerpayAnand B
 
Morad Stern Globes MAD15 Conference
Morad Stern Globes MAD15 ConferenceMorad Stern Globes MAD15 Conference
Morad Stern Globes MAD15 ConferenceMorad Stern
 
OSGi ecosystems compared on Apache Karaf - Christian Schneider
OSGi ecosystems compared on Apache Karaf - Christian SchneiderOSGi ecosystems compared on Apache Karaf - Christian Schneider
OSGi ecosystems compared on Apache Karaf - Christian Schneidermfrancis
 
Hyrschall Detailed Resume 3.1
Hyrschall Detailed Resume 3.1Hyrschall Detailed Resume 3.1
Hyrschall Detailed Resume 3.1Hyrschall Damon
 

Viewers also liked (11)

Newport international group
Newport international groupNewport international group
Newport international group
 
IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016
IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016
IDCC 2691 et IDCC 2101 Accord de fusion du 19 10-2016
 
Fingerpay
FingerpayFingerpay
Fingerpay
 
CV
CVCV
CV
 
cv
cvcv
cv
 
Suspended Sediment Measurements in Irish Rivers (summary)
Suspended Sediment Measurements in Irish Rivers (summary)Suspended Sediment Measurements in Irish Rivers (summary)
Suspended Sediment Measurements in Irish Rivers (summary)
 
Morad Stern Globes MAD15 Conference
Morad Stern Globes MAD15 ConferenceMorad Stern Globes MAD15 Conference
Morad Stern Globes MAD15 Conference
 
EPA Horizon 2020 SC5 Roadshow presentation - UCC 04.04.16
EPA Horizon 2020 SC5 Roadshow presentation - UCC 04.04.16EPA Horizon 2020 SC5 Roadshow presentation - UCC 04.04.16
EPA Horizon 2020 SC5 Roadshow presentation - UCC 04.04.16
 
Persona natural y jurídica
Persona natural y jurídicaPersona natural y jurídica
Persona natural y jurídica
 
OSGi ecosystems compared on Apache Karaf - Christian Schneider
OSGi ecosystems compared on Apache Karaf - Christian SchneiderOSGi ecosystems compared on Apache Karaf - Christian Schneider
OSGi ecosystems compared on Apache Karaf - Christian Schneider
 
Hyrschall Detailed Resume 3.1
Hyrschall Detailed Resume 3.1Hyrschall Detailed Resume 3.1
Hyrschall Detailed Resume 3.1
 

Similar to Physical_Unclonable_Function

FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002MOHAMMED FURQHAN
 
Embedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comEmbedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comPraveen Pandey
 
Embedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comEmbedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comPraveen Pandey
 
Automatic Power Factor Correction Using Arduino Uno
Automatic Power Factor Correction Using Arduino UnoAutomatic Power Factor Correction Using Arduino Uno
Automatic Power Factor Correction Using Arduino UnoVineetKumar508
 
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...Edge AI and Vision Alliance
 
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital PlatformReal Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital PlatformSHIMI S L
 
Custom Simulator Control Panel - Kerbal Space Program
Custom Simulator Control Panel - Kerbal Space ProgramCustom Simulator Control Panel - Kerbal Space Program
Custom Simulator Control Panel - Kerbal Space ProgramAndrew Schnobrich
 
Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 vijaydeepakg
 
Arduino camera interfacing OV7670
Arduino camera interfacing OV7670Arduino camera interfacing OV7670
Arduino camera interfacing OV7670Somnath Sharma
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jpsjpsvenn
 
ARUDINO UNO and RasberryPi with Python
 ARUDINO UNO and RasberryPi with Python ARUDINO UNO and RasberryPi with Python
ARUDINO UNO and RasberryPi with PythonJayanthi Kannan MK
 
A High Speed Successive Approximation Pipelined ADC
A High Speed Successive Approximation Pipelined ADCA High Speed Successive Approximation Pipelined ADC
A High Speed Successive Approximation Pipelined ADCPushpak Dagade
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016Renjini K
 
A High Speed Successive Approximation Pipelined ADC.pdf
A High Speed Successive Approximation Pipelined ADC.pdfA High Speed Successive Approximation Pipelined ADC.pdf
A High Speed Successive Approximation Pipelined ADC.pdfKathryn Patel
 

Similar to Physical_Unclonable_Function (20)

FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002
 
Embedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comEmbedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.com
 
Embedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.comEmbedded system design with microcontrollers in waayoo.com
Embedded system design with microcontrollers in waayoo.com
 
Automatic Power Factor Correction Using Arduino Uno
Automatic Power Factor Correction Using Arduino UnoAutomatic Power Factor Correction Using Arduino Uno
Automatic Power Factor Correction Using Arduino Uno
 
CHANDAN RESUME
CHANDAN RESUMECHANDAN RESUME
CHANDAN RESUME
 
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
 
EUP Presentation_FS_MAY2015_Linkedin
EUP Presentation_FS_MAY2015_LinkedinEUP Presentation_FS_MAY2015_Linkedin
EUP Presentation_FS_MAY2015_Linkedin
 
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital PlatformReal Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
 
Custom Simulator Control Panel - Kerbal Space Program
Custom Simulator Control Panel - Kerbal Space ProgramCustom Simulator Control Panel - Kerbal Space Program
Custom Simulator Control Panel - Kerbal Space Program
 
Le company presentation
Le company presentationLe company presentation
Le company presentation
 
Sudhir tms 320 f 2812
Sudhir tms 320 f 2812 Sudhir tms 320 f 2812
Sudhir tms 320 f 2812
 
Arduino camera interfacing OV7670
Arduino camera interfacing OV7670Arduino camera interfacing OV7670
Arduino camera interfacing OV7670
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
 
ARUDINO UNO and RasberryPi with Python
 ARUDINO UNO and RasberryPi with Python ARUDINO UNO and RasberryPi with Python
ARUDINO UNO and RasberryPi with Python
 
A High Speed Successive Approximation Pipelined ADC
A High Speed Successive Approximation Pipelined ADCA High Speed Successive Approximation Pipelined ADC
A High Speed Successive Approximation Pipelined ADC
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016
 
SylvainFlamantCV
SylvainFlamantCVSylvainFlamantCV
SylvainFlamantCV
 
A High Speed Successive Approximation Pipelined ADC.pdf
A High Speed Successive Approximation Pipelined ADC.pdfA High Speed Successive Approximation Pipelined ADC.pdf
A High Speed Successive Approximation Pipelined ADC.pdf
 
EMBEDDED SYSTEM BASICS
EMBEDDED SYSTEM BASICSEMBEDDED SYSTEM BASICS
EMBEDDED SYSTEM BASICS
 

Physical_Unclonable_Function

Editor's Notes

  1. May require more than one slide
  2. May require more than one slide