Your SlideShare is downloading. ×
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Cache Performance Evaluation
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

Cache Performance Evaluation

224

Published on

A Cache Performance Evaluation of a Shared memory Multiprocessor System

A Cache Performance Evaluation of a Shared memory Multiprocessor System

Published in: Technology
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
224
On Slideshare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
0
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. Cache Performance Evaluation for Multiprocessor System Drs. Alfred Mutanga Management Information Systems Specialist University of Venda Date: 17 November 2013 Venue: Novotel Hotel, World Trade Centre, Dubai, UAE
  • 2. Why a Cache Performance Evaluation System? ???? The Memory Wall? – Memory and Processor Speeds • Processors Speeds rising dramatically at 75%/p.a. • Memory clock speeds at a paltry 7% p.a. – Result: A divergence in the Operating Speeds
  • 3. Research Questions 1. To what extend do the number of processors in multiprocessor architectures affect the performance of level one (L1) data Cache Memory Systems? 2. How do cache coherency protocols influence the Level-1 Data Cache memory performances of multiprocessor architectures?
  • 4. Theoretical Framework The Challenges of Multi-core architectures? – Programmability – Scalability – Communications – Management of heterogeneous architectures – Cache Memory Systems – Attempts to increase memory bandwidth by introducing concurrency in memory access – Required regular memory access patterns – resulted in degradation in memory performance
  • 5. Memory Hierarchy Architectural issues of Memory Hierarchy? – Brings conflicting requirements in the memory systems • Computing systems require a large and fast memory to scale up performances – MH attempts to make slow memory appear fast by buffering data into smaller faster memories close to CPUs – Electronic Systems: Slow down as they increase in size (compromise between power and performance) – Most common solution to Memory wall is to cache data
  • 6. Research Methodology CPU CACHE CPU CPU CACHE CACHE INTERCONNECTION NETWORK CPU CACHE • Linux Environment – Arch Linux • SystemC • Memory Trace Files • Fast Fourier Trace Files • Random Trace Files • Debugging Trace Files • Distributed Shared Memory System • Cache Coherence Protocols • Snoopy (Valid-Invalid) • Directory based (MOESI) • Cache Memory MEMORY • 32KB Level-1 Data Cache • 32 Byte line
  • 7. Design and Implementation in SystemC • Memory Module-simulated the Shared bulk (RAM) • CPU Module-has to connect to the other modules such as the cache, and memory using the appropriate ports • Cache Module- defined the Cache properties and macros that were used throughout the simulation • Simple Bus Module- connected to the different address ports in the cache using an appropriate bus signal • Cache Helper Libraries- represented files that collected the traces of the memory requests during each program execution
  • 8. Average Hit Rate Using Random Traces
  • 9. Average Hit Rate Using Fast-Fourier Transform Traces
  • 10. Average Bus Contention Using Random Traces
  • 11. Average Bus Contention Using Fast-Fourier Transform Traces
  • 12. Conclusions • Write-invalidate-needs management of dynamic requests • Execution time-increases with number of processors • Snooping- has a direct effect on cache • Synchronization of caches and optimizations in the compiler- can increase cache performance • Cache Coherency protocols- directory based cache coherency protocols have a slight performance edge over Snooping cache coherency protocols
  • 13. Acknowledgements • • • • • Jesshope, C(2008,2009,2011)-Trace files Bhasker, J. (2009)-SystemCTM Primer OSCI- SystemC Libraries AMD-64 Programming manual- MOESI Protocol Hennessy, L., J. and Patterson, A., D. (2007)- Computer Architecture: A Quantitative Approach • Etc.
  • 14. Thank you

×