0.3 arsitektur mikrokontroler

1,575 views
1,280 views

Published on

0 Comments
1 Like
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
1,575
On SlideShare
0
From Embeds
0
Number of Embeds
4
Actions
Shares
0
Downloads
77
Comments
0
Likes
1
Embeds 0
No embeds

No notes for slide

0.3 arsitektur mikrokontroler

  1. 1. APLIKASIMIKROKONTROLER DTG2K3 (3 sks)
  2. 2. 0.3 Arsitektur mikrokontroler dan spesifikasinya
  3. 3. Arsitektur Mikrokontroler / Prosesor• Based on the instruction set are CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer)• Based on the memory architecture are Harvard architecture and Von Neumann architecture
  4. 4. CISC vs RISC• CISC are hardware optimized, complex instruction, greater machine cycle per instruction e.g. 12 clocks, hardware circuitry more complex, draws greater power consumption• RISC are software optimized (compiler), simpler instruction, lower machine cycle per instruction e.g. 1 clocks, simpler hardware circuitry, draws lower power consumption
  5. 5. Arsitektur Von-Neumann• Hanya mempunyai satu blok memori dan 8-bit bus data• Akibatnya program dan data diproses secara bergantian, tidak bisa langsung bersamaan
  6. 6. Arsitektur Harvard• Memiliki dua bus data yang berbeda• Program dan data dapat diproses bersamaan• Memudahkan pada saat menghitung keperluan memori bagi suatu aplikasi
  7. 7. Harvard vs. Von Neumann• Harvard micro architecture : separate between program and data, faster execution, e.g. Intel MCS-8051, Atmel AVR, Microchip PIC, Texas Instrument DSP, ARM (Advanced RISC Machine)• Von Neumann : merge between program instruction and data, simpler hardware interface, e.g. Intel IAPx-86 (80x86 up to Pentium 4, Core)
  8. 8. Arsitektur AVR
  9. 9. Single Cycle Execution
  10. 10. High Code Density
  11. 11. High Integration
  12. 12. Single-chip Solution
  13. 13. AVR single-chip solution

×